



Figure 1. Physical Photos of ATDC2934

Figure 2. The Bottom View of ATDC2934

#### Table 1. ATDC2934

Parameter	ATDC2934
Input Voltage	5V~42V
Output Voltage	0.8V to 20V
Output Current	600mA
Switching Frequency	1.2MHz
Efficiency	≥95%@V <sub>IN</sub> = 12V & I <sub>IN</sub> = 400mA

#### **FEATURES**

Wide Input Voltage Range: 5V to 42V
 Adjustable Output Voltage: 0.8V to 0.9V<sub>IN</sub>

Output Current: Up to 600mA

Ultra Low Shutdown Current: < 0.6μΑ</li>

1.2MHz Switching Frequency

High Efficiency Up to 95%@V<sub>IN</sub> = 12V & I<sub>IN</sub> = 400mA

Internal Compensation and Soft-Start

#### **APPLICATIONS**

- Automotive Systems
- Automotive Battery Regulation
- Standby Power for Portable Products
- Distributed Supply Regulation
- Industrial Control Supplies
- FPGA, DSP, ASIC Power Supplies

# **DESCRIPTION**

The ATDC2934 is a current mode PWM step-down DC/DC converter with a  $0.9\Omega$  Internal Power MOSFET. With its wide input range of 5V to 42V, the ATDC2934 can regulate a wide variety of power sources. The output voltage of the ATDC2934 can be down to 0.8V, and the output current can be up to 600mA. The current mode control provides fast transient response and cycle-by-cycle over current protection. The shutdown current is  $0.6\mu\text{A}$  typical. Adjustable soft start prevents inrush current at turn on. The ATDC2934 features an over temperature shutdown protection.

The 1.2 MHz operating frequency allows small inductor and ceramic capacitors to be used, providing a compact solution. Current mode control provides fast and stable line and load transient performance.

The ATDC2934 allows the use of small external components while still being able to have low output voltage ripple. A soft-start function can be implemented using the enable pin and by connecting an external RC circuit allowing the user to tailor the soft-start time to a specific application.

The ATDC2934 is in a thermally enhanced SOT-23-6 package which comes with a heat sink solder pad underneath, and it is RoHS compliant and 100% lead (Pb) free.

# **PIN CONFIGURATION**




Figure 3. Pin Configuration

# **APPLICATION CIRCUIT**




Figure 4. Typical Application Circuit

#### PIN FUNCTIONS

**Table 2. Pin Names, Types and Descriptions.** 

NO.	NAME	DESCRIPTION
1	BOOST	Bootstrap pin is used to provide a drive voltage, higher than the input voltage, to the topside power switch. Place a $0.47\mu F$ boost capacitor ( $C_{BOOT}$ ) as close as possible to the IC between this pin and SW pin. Do not place a resistor in series with this pin.
2	GND	Ground. Connect all the input and output capacitors to GND.
3	FB	Feedback pin for programming the output voltage. The ATDC2934 regulates the FB pin to 0.8V. Connect the feedback resistor divider tap to this pin. If the FB voltage exceeds 110% of 0.8V, over-voltage protection (OVP) will stop all PWM switching.
4	EN	Enable pin should not be left open and it should not be driven above VIN + 0.3V. Device will operate when the EN pin is high and shut down when the EN pin is low. EN can be tied to VIN pin via a resistor if the shutdown feature is not required or to a logic input for controlling shutdown.
5	VIN	The VIN pin supplies current to the ATDC2934's internal regulator and to the internal power switch. This voltage is monitored by a UVLO lockout comparator. VIN is also connected to the drain of the converter top switch. Due to power switching, this pin has high di/dt transition edges and must be decoupled to the GND by input capacitors as close as possible to the GND pin to minimize the parasitic inductances.
6	SW	Switching node pin is the output of the internal power converter and should be connect to the output inductor. Bootstrap capacitor also connects to this pin. This node should be kept small on the PCB to minimize capacitive coupling, noise coupling and radiation.

# **ABSOLUTE MAXIMUM RATINGS**

Table 2.

Parameter	Rating
Input Voltage V <sub>IN</sub>	5V ~ 42V
BOOST Pin Above SW Pin	-0.3V to 5.5V
EN Pin	-0.3V to V <sub>IN</sub> +0.3V
FB Voltage	-0.3V to 5.5V
SW Voltage	-0.3V to V <sub>IN</sub> +0.3V
Operating Temperature Range	−40°C ~ 85°C
Maximum Junction Temperature	150°C
Storage Temperature Range	−65°C ~ 150°C
Lead Temperature (Soldering, 10 sec)	260°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input terminals are diode-clamped to the power supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.



# **ESD CAUTION**

#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **ELECTRICAL CHARACTERISTICS**

Table 3.  $T_A = 25$ °C.  $V_{IN} = 12V$ , unless otherwise noted.

Paramete	er	Symbol	Test Conditions	Min.	Тур.	Max.	Unit/Note
Input Voltage		V <sub>IN</sub>	-40°C ≤ T <sub>A</sub> ≤ 125°C	5	_	42	V
Under-Voltage Lockout	Threshold	Vuvlo		4.45	4.7	4.95	mA
Under-Voltage Lockout Hysteresis	Threshold	Vuvlo_hys		-	370	1.2	mV
Switching Frequency		fsw		0.85	1.2	1.5	MHZ
Cuitab Laskasa Cuwan	L	$\mathbf{I}_{SW\_H}$	$V_{SW} = 42V$		0.1	1	μΑ
Switch Leakage Curren	τ	I <sub>SW_L</sub>	V <sub>SW</sub> = 0V		0.1	1	μA
Feedback Reference Vo	ltage	V <sub>FB</sub>	$V_{IN} = 6V$	0.777	0.800	0.823	V
Feedback Pin Input Cu	rrent	$I_{FB}$	V <sub>FB</sub> = 1V		0.1	1	μΑ
	Shutdown	_	$V_{EN} = 0V$		150		°C
V <sub>IN</sub> Quiescent Current	Sleep Mode	I <sub>Q</sub>	$V_{EN} = 2V$ , Not Switching, $V_{IN} \le 36V$		125		°C
Minimum High-side Sw	Minimum High-side Switch On Time		$I_{LOAD} = 600 mA$		100		ns
Minimum High-side Sw	itch Off-Time	toff_min			100		ns
Top Power NMOS Current Limit		I <sub>LIM</sub>	T <sub>J</sub> = +25°C	0.9	1.2	1.5	Α
Top Power NMOS On-R	esistance	- R <sub>DSON</sub>	$I_{LOAD} = 0.1A$		700		mΩ
Bottom Power NMOS C	n-Resistance		$I_{LOAD} = 0.1A$		300		mΩ
EN Input High Voltage		V <sub>IH</sub>		1.2			V
EN Input Low Voltage		V <sub>IL</sub>				0.5	V
EN Threshold, Hysteresis		V <sub>EN_HYS</sub>			120		mV
Enable Leakage Current		I <sub>EN</sub>	$V_{EN} = 5V$		0.1	1	μΑ
0 1 10 11 11		V <sub>OUT_OV</sub>	OVP Rising	0.84	0.89	0.95	V
Output Over-voltage II	Output Over-Voltage Threshold		OVP Falling	0.85	0.85	0.90	V
Thermal Shutdown		T <sub>SHDN</sub>			150		°C
Thermal Shutdown Hys	steresis	T <sub>HYS</sub>			20		°C

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The ATDC2934 is guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the –40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls. The ATDC2934 specification is guaranteed over the –40°C to 125°C temperature range.



# **TYPICAL PERFORMANCE CHARACTERISTICS**

 $T_A=25$ °C,  $V_{IN}=18V$ ,  $L=22\mu H$  and  $C_{OUT}=10\mu F$ , unless otherwise noted.




Figure 5. Steady State




Figure 7. Steady State

1µs/div

Vout




Figure 9. Power-Up




Figure 6. Steady State




Figure 8. Steady State




Figure 10. Power-Down

Help Improve Datasheet: datasheet@analogti.com




Figure 11. Short-Circuit Entry




Figure 12. Short-Circuit Recovery




Figure 13. Power-Up




Figure 14. Power-Down




Figure 15. Load Transient Response



# **TYPICAL PERFORMANCE CHARACTERISTICS**

T<sub>A</sub>=25°C, V<sub>IN</sub>=18V, L=22μH and C<sub>OUT</sub>=10μF, unless otherwise noted.




Figure 16. Efficiency vs. Load Current @ Vout=12V




Figure 17. Efficiency vs. Load Current @ Vout=5V




Figure 18. Efficiency vs. Load Current @ Vout=3.3V




Figure 19. Load Regulation




Figure 20. Line Regulation




Figure 21. Dropout Curve

## **FUNCTIONAL BLOCK DIAGRAM**




Figure 22. Block Diagram

# **APPLICATION INFOR MATION**

#### **Overview**

The ATDC2934 is an internally compensated wide input range current mode controlled synchronous step-down converter. It is designed for high reliability and is particularly suitable for power conditioning from unregulated sources or battery-powered applications that need low sleep/shutdown currents. It also features a power-save mode in which operating frequency is adaptively reduced under light load conditions to reduce switching and gate losses and keep high efficiency. At no load and with switching stopped, the total operating current is approximately 14µA. If the device is disabled, the total consumption is typically 0.6µA.

Figure 22 shows the simplified block diagram of the ATDC2934. The two integrated MOSFET switches of the

power stage are both over-current protected and can provide up to 600mA of continuous current for the load. Current limiting of the switches also prevents inductor current runaway. The converter switches are optimized for high efficiency at low duty cycle.

At the beginning of each switching cycle, the high-side switch is turned on. This is the time that feedback voltage (VFB) is below the reference voltage (VREF) and power must be delivered to the output. After the onperiod, the high-side switch is turned off and the low-side switch is turned on until the end of switching cycle. For reliable operation and preventing shoot through, a short dead time is always inserted between gate pulses of the converter complimentary switches. During dead time, both switch gates are kept off.

The device is designed for safe monotonic start-up even if the output is pre-biased.

If the junction temperature exceeds a maximum

threshold (T<sub>SHDN</sub>, typically +150°C), thermal shutdown. protection will happen and switching will stop. The device will automatically recover with soft-start when the junction temperature drops back well below the trip point. This hysteresis is typically 20°C.

The ATDC2934 has current limit on both the high-side and low-side MOSFET switches. When current limit is activated frequency fold-back is also activated. This occurs in the case of output overload or short circuit. Note that ATDC2934 will continue to provide its maximum output current and will not shut down or hiccup. In such a case, the junction temperature may rise rapidly and trigger thermal shutdown.

During initial power-up of the device (soft-start), current limit and frequency fold-back are activated to prevent inductor current runaway while the output capacitor is charging to the desired  $V_{\text{OUT}}$ .

#### **Peak-Current Mode (PWM Control)**

Figure 22 shows the functional block diagram and Figure 23 shows the switching node operating waveforms of the ATDC2934. Switching node voltage is generated by controlling the duty cycles of the complementary high-side and low-side switches. The duty cycle of the high-side switch is used as control parameter of the buck converter to regulate output voltage and is defined as:  $D = t_{ON}/t_{SW}$ , where  $t_{ON}$  is the high-side switch on-time and t<sub>SW</sub> is the switching period. During high-side switch on-time, the SW pin voltage swings up to approximately  $V_{\mbox{\scriptsize IN}}$  , and the inductor current, I<sub>L</sub> , linearly rises with a slope of (V<sub>IN</sub>-V<sub>OUT</sub>)/L. When control logic turns off the high-side switch, the low-side switch will turn on after a short dead time. During off-time, inductor current discharges through the low-side switch with a slope of (-VouT/L). In ideal case, where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage: D=Vout/VIN.

The ATDC2934 employs fixed-frequency peak-current

mode control in continuous conduction mode (when inductor minimum current is above zero). In light load conditions (when the inductor current reaches zero) the ATDC2934 will enter discontinuous conduction mode and the control mode will change to shift frequency, peak-current mode to reduce the switching frequency and the associated switching and gate driving losses (power-save mode).




Figure 23. SW Node and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

# **DETAILED DESCRIPTION**

In continuous conduction mode,ATDC2934 operates at fixed-frequency using peak-current mode control scheme. The controller has an outer voltage feedback loop to get accurate DC voltage regulation. The output of the outer loop is fed to an inner peak-current control loop as reference command that adjusts the peak-current of the inductor. The inductor peak-current is sensed from the high-side switch and is compared to the peak-current reference to control the duty cycle. In other words, as soon as the inductor current reaches the reference peak-current determined by voltage loop, the high-side switch is turned off and the low-side switch is turned on after dead time.

The voltage feedback loop is internally compensated, which allows for fewer external components, simpler

#### **Power-Save Mode**

When the load is reduced, the inductor minimum (valley)current eventually reaches zero level (boundary condition). Synchronous rectifier (low-side switch) current is always sensed and when it reaches zero, the controller turns off the low-side switch and does not let the low-side switch sink current. This prevents inductor current from going below zero (negative). This results in discontinuous conduction mode (DCM) operation in which inductor current remains zero until next switching cycle. Both switches are off during this period and do not act as complementary switches. This offtime will extend (that means lower frequency) until output voltage falls below reference voltage again and triggers a new switching cycle. With a new cycle, the high-side switch is turned on again for almost the same ton time as CCM. Therefore, the output capacitors take almost the same charge in each cycle and with lighter loads it will take longer off-times until output capacitor voltage falls below the reference voltage. The extended off-times mean lower switching frequency that is called frequency foldback and significantly reduces the switching losses, but usually increases the output ripple a little bit.

Note that the on-time of synchronous rectifier switch should always be long enough to fully charge the bootstrap capacitor and prevent bootstrap under voltage lockout due to insufficient voltage for the high-side switch gate driver.

# Floating Driver and Bootstrap Charging UVLO Protection

The high-side MOSFET driver is powered by a floating supply provided by an external bootstrap capacitor. The bootstrap capacitor is charged and regulated to about 5V by the dedicated internal bootstrap regulator. When the voltage between BOOT and SW nodes is below

design, and stable operation with almost any combination of output capacitors.

regulation, a PMOS pass transistor turns on and connects VIN and BOOT pins internally, otherwise it will turn off. The power supply for the floating driver has its own UVLO protection. The rising UVLO threshold is about 4.7V and with 370mV hysteresis, the falling threshold is about 4.3V. In case of UVLO, the reference voltage of the controller is reset to zero and after recovery a new soft-start process will start.

# **Output Over-Voltage Protection (OVP)**

The ATDC2934 contains an over-voltage comparator that monitors the FB pin voltage. The over-voltage threshold is approximately 110% of nominal FB voltage. When the voltage at the FB pin exceeds the over-voltage threshold (Vout\_ov), PWM switching will be stopped and both high-side and low-side switches will be turned off. If the over-voltage fault is removed, the regulator will automatically recover.

The error amplifier is normally able to maintain regulation since the synchronous output stage has excellent sink and source capability. However it is not able to regulate output when the FB pin is disconnected or when the output is shorted to a higher supply like input supply. Also when  $V_{\text{OUT}}$  is set to its minimum (0.8V) usually there is no voltage divider and  $V_{\text{OUT}}$  is directly connected to FB through a resistor (R<sub>1</sub> in the divider) and there is no resistor to ground (no R<sub>2</sub>). In such case and with no load, an internal current source of  $5\mu\text{A} \sim 6\mu\text{A}$  from BOOT into the SW pin, which can slowly charge the output capacitor and pull  $V_{\text{OUT}}$  up to  $V_{\text{IN}}$ . Therefore a minimum load of at least  $10\mu\text{A}$  must be always present on  $V_{\text{OUT}}$  (for example an  $80k\Omega$  resistor:0.8V/ $10\mu\text{A} = 80k\Omega$ ).

If the FB pin is disconnected, a tiny internal current source will force the voltage at the FB pin to rise above  $V_{OUT\_OV}$  that triggers over-voltage protection and disables the regulator to protect the loads from a significant over-voltage. Also, if by accident a higher

external voltage is shorted to the output,  $V_{\text{FB}}$  will rise above the over-voltage threshold and trigger an OVP event to protect the low-side switch.

## **DETAILED DESCRIPTION**

**Frequency Fold-Back** 

# Minimum High-side On/Off-Time and

Minimum high-side switch on-time ( $t_{ON\_MIN}$ ) is the smallest duration that the high-side switch can be turned on. The  $t_{ON\_MIN}$  is typically 100ns. Minimum high-side switch off-time ( $t_{OFF\_MIN}$ ) is the smallest duration that the high-side switch can be turned off. The  $t_{OFF\_MIN}$  is typically 100ns. In CCM operation,  $t_{ON\_MIN}$  and  $t_{OFF\_MIN}$  limit the voltage conversion ratio without switching frequency fold-back. Note that at 1.2MHz the total cycle time is  $t_{SW} = 833$ ns.

The minimum and maximum duty cycles without frequency fold-back are given by:

$$D_{MIN} = t_{ON MIN} \times f_{SW}$$
 (1)

and

$$D_{MAX} = 1 - t_{OFF\_MIN} \times f_{SW}$$
 (2)

Given a required output voltage, the maximum  $V_{\text{IN}}$  without frequency fold-back is given by:

$$V_{\text{IN-MAX}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times t_{\text{ON-MIN}}}$$
(3)

and the minimum  $V_{\text{IN}}$  without frequency fold-back can be calculated by:

$$V_{\text{IN-MIN}} = \frac{V_{\text{OUT}}}{1 - f_{\text{SW}} \times t_{\text{OFF-MIN}}}$$
(4)

#### **Input Voltage**

The ATDC2934 can operate efficiently for inputs as high as 42V. For CCM operation (continuous conduction

mode) keep duty cycle between 12% and 88%.

#### **Output Voltage**

The output voltage can be stepped down to as low as the 0.8V reference voltage ( $V_{REF}$ ). As explained before, when the output voltage is set to 0.8V and there is no voltage divider, a minimum small load will be needed.An  $80k\Omega$  resistor to ground will prevent the output voltage floating up.

#### Soft-Start

The integrated soft-start circuit in ATDC2934 limits the input inrush current right after power-up or enabling the device. Soft-start is implemented by slowly ramping up the reference voltage that in turn slowly ramps up the output voltage to its target regulation value.

#### **Enable**

EN pin turns the ATDC2934 operation on or off. An applied voltage of less than 0.5V shuts down the device, and a voltage of more than 1.2V is required to start the regulator. The EN pin is an input and must not be left open. The simplest way to enable the device is to connect the EN pin to VIN pin via a resistor. This allows for self-startup of the AT2934 when VIN is within the operating range.

An external logic signal can be used to drive the EN input for power savings, power supply sequencing and/or protection. If the EN pin is driven by an external logic signal, a  $10k\Omega$  resistor in series with the input is recommended.

**Note:** Voltage on the EN pin should never exceed  $V_{\rm IN}$  +0.3V. Do not drive the EN pin with a logic level if  $V_{\rm IN}$  is not present. This can damage the EN pin and the device.

#### Thermal Shutdown

The ATDC2934 provides an internal thermal shutdown to protect the device when the junction temperature exceeds  $+150\,^{\circ}$ C. Both switches stop switching in thermal shutdown. Once the die temperature falls

below +130°C, the device reinitiates the power-up sequence by the internal soft-start.

## **APPLICATION INFORMATION**

#### **External Components**

The following guidelines can be used to select external components.

f <sub>SW</sub> (MHz)	V <sub>OUT</sub>	$R_1$ (k $\Omega$ )	R <sub>2</sub> (kΩ)	L	С <sub>воот</sub> (µF)	C <sub>IN</sub>	C <sub>OUT</sub>
(11112)	3.3	31.2	10	10	0.47	10	10
1.2	5	52.5	10	22	0.47	10	22
	12	140	10	47	0.47	10	47

#### **Output Voltage Programming**

Output voltage can be set with a resistor divider feedback network between output and FB pin as shown in Figure 4 . Usually, a design is started by selecting lower resistor  $R_1$  and calculating  $R_2$  with the following equation:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right)$$
 (5)

where  $V_{REF} = 0.8V$ .

To keep operating quiescent current small and prevent voltage errors due to leakage currents, it is recommended to choose R1 in the range of  $10k\Omega$  to  $100k\Omega$ .

If the output has no load other than the FB divider, make sure the divider draws at least  $10\mu A$  from  $V_{OUT}$  or an internal current source ( $5\mu A \sim 6\mu A$ ) from BOOT to SW will slowly charge the output capacitor beyond the desired voltage.

#### **Inductor Selection**

The critical parameters for selecting the inductor are the inductance (L), saturation current ( $I_{\text{sat}}$ ) and the maximum RMS current ( $I_{\text{rms,max}}$ ). The inductance is selected based on the desired peak-to-peak ripple current  $\Delta I_L$  that is given in Equation 6 for CCM. Since

the ripple current increases with the input voltage, the maximum input voltage is usually considered to calculate the minimum inductance L<sub>MIN</sub> that is given in Equation 7. K<sub>IND</sub> is a design parameter that represents the ratio of inductor ripple current to its maximum operating DC current. Lower K<sub>IND</sub> means higher inductance value that needs a larger size and higher KIND results in more ripple and loss in the core. Typically, a reasonable value for K<sub>IND</sub> is around 20%~40%. Inductor peak-current should never exceed the saturation even in transients to avoid over-current protection. Also inductor RMS rating should always be larger than operating RMS current even at maximum ambient temperature.

$$\triangle IL = \frac{V_{OUT} \times (V_{IN-MAX} - V_{OUT})}{V_{IN-MAX} \times L \times f_{SW}}$$
(6)

$$L_{MIN} = \frac{V_{IN-MAX} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN-MAX} \times f_{SW}}$$
(7)

where  $K_{IND} = \Delta I_L / I_{OUT}$  (max DC current).

Note that lower inductance is usually preferred in a switching power supply, because it usually corresponds to faster transient response and bandwidth, smaller DCR, and reduced size for a more compact design. On the other hand, if the inductance is too small, current ripple will increase which can trigger over-current protection. Larger inductor current ripple also implies larger output voltage ripple with the same output capacitors. For peak-current mode control, it is recommended to choose large current ripple, because controller comparator performs better with higher signal to noise ratio. So, for this design example,  $K_{IND} =$ 0.4 is chosen, and the minimum inductor value is calculated to be 15.3µH. The nearest standard value would be a 22µH ferrite inductor with a 1A RMS current rating and 1.5A saturation current that are well above the designed converter output current RMS and DC respectively.

#### **Bootstrap Capacitor Selection**

The ATDC2934 requires a small external bootstrap capacitor, CBOOT , between the BOOT and SW pins to provide the gate drive supply voltage for the high-side MOSFET. The bootstrap capacitor is refreshed when the high-side MOSFET is off and the low-side switch conducts. An X7R or X5R  $0.47\mu F$  ceramic capacitor with a voltage rating of 16V or higher is recommended for stable operating performance over temperature and voltage variations.

#### APPLICATION INFORMATION

#### **Input Capacitor Selection**

The ATDC2934 requires high frequency input decoupling capacitor(s). The recommended high frequency decoupling capacitor value is 10µF X5R or X7R or higher. It is recommended to choose the voltage rating of the capacitor(s) at least twice the maximum input voltage to avoid derating of the ceramic capacitors with DC voltage. Some bulk capacitances may be needed, especially if the ATDC2934 is not located within 5cm distance from the input voltage source for input stability.

Bulk capacitors have high Equivalent Series Resistance(ESR) and can provide the damping needed to prevent input voltage spiking due to the wiring inductance of the input. The value for this capacitor is not critical but must be rated to handle the maximum input voltage including ripple.

For this design, one  $10\mu\text{F}$ , X7R, 50V is used for the input decoupling capacitor. The ESR is approximately  $10\text{m}\Omega$ , and the current rating is 1A. To improve high frequency filtering a small parallel  $0.1\mu\text{F}$  capacitor may be placed as close as possible to the device pins.

#### **Output Capacitor Selection**

The device is designed to be used with a wide variety of LC filters. It is generally desired to use as little

outpour capacitance as possible to keep cost and size down and bandwidth high. The output capacitor(s), Cout, should be chosen carefully since it directly affects the steady state output voltage ripple, loop stability and the voltage over/undershoot during load current transients. The output voltage ripple is essentially composed of two parts. One is caused by the inductor current ripple going through the ESR of the output capacitors:

$$\Delta V_{OUT\_ESR} = \Delta I_L \times ESR = K_{IND} \times I_{OUT} \times ESR$$
 (8)

The other part is caused by the inductor current ripple charging and discharging the output capacitors:

$$\triangle V_{\text{OUT-C}} = \frac{\triangle I_L}{8 \times f_{\text{SW}} \times C_{\text{OUT}}} \times \frac{I_{\text{OUT}} \times K_{\text{IND}}}{8 \times f_{\text{SW}} \times C_{\text{OUT}}}$$
(9)

The two components in the voltage ripple are not in phase, so the actual peak-to-peak ripple is smaller than the sum of the two peaks.

Output capacitance is usually limited by transient performance specifications if the system requires tight voltage regulation in presence of large current steps and/or fast slew rate. When a large load step happens, output capacitors provide the required charge before the inductor current can slew up to the appropriate level. The regulator's control loop usually needs 8 or more clock cycles to regulate the inductor current equal to the new load level. The output capacitance must be large enough to supply the current difference for 8 clock cycles to maintain the output voltage within the specified range. Equation 10 shows the minimum output capacitance needed for specified output over/undershoot.

$$C_{\text{OUT}} > \frac{1}{2} \times \frac{8 \times (I_{\text{OH}} - I_{\text{OL}})}{f_{\text{SW}} \times \Delta C_{\text{OUT\_SHOOT}}}$$
(10)

where:

 $I_{\text{OL}}$  = Low level of the output current step during load transient.

 $I_{OH}$  = High level of the output current during load transient.

V<sub>OUT SHOOT</sub> = Target output voltage over/undershoot.

For this design example, the target output ripple is 30mV. Assuming  $\Delta V_{\text{OUT\_ESR}} = \Delta V_{\text{OUT\_C}} = 30\text{mV}$ , and choosing  $K_{\text{IND}} = 0.4$ , Equation 8 requires ESR to be less than  $125\text{m}\Omega$  and Equation 9 requires  $C_{\text{OUT}} > 0.83\mu\text{F}$ . The target over/undershoot range of this design is  $\Delta V_{\text{OUT\_SHOOT}} = 5\% \times V_{\text{OUT}} = 250\text{mV}$ . From Equation 10,  $C_{\text{OUT}} > 8\mu\text{F}$ . So, in summary, the most stringent criteria for the output capacitor is transient constrain of  $C_{\text{OUT}} > 8\mu\text{F}$ . For the derating margin, one  $22\mu\text{F}$ , 10V, X7R ceramic capacitor with  $10\text{m}\Omega$  ESR is used.

## **PCB LAYOUT**






Figure 24. PCB Layout

For proper operation and minimum EMI, care must be taken during printed circuit board layout. Figure 24 shows the recommended component placement with trace, ground plane and via locations. Note that large, switched currents flow in the ATDC2934 VIN and SW pins. The loop formed by these components should be as small as possible. These components, along with the inductor and output capacitor, should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane below these components. The SW and BOOST nodes should be as small as possible. Finally, keep the FB nodes small so that the ground traces will shield them from the SW and BOOST nodes. The Exposed Pad on the bottom of the package must be soldered to ground so that the pad acts as a heat sink. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the ATDC2934 to additional ground planes within the circuit board and on the bottom side.


# **PACKAGE OUTLINE DUTLINE DIMENSIONS**

## SOT-23-6





RECOMMENDED LAND PATTERN (Unit: mm)







Figure 25. Dimensions

Symbol		sions In neters	Dimensions In Inches		
	MIN	MAX	MIN	MAX	
А	1.05	1.25	0.041	0.049	
A1	0.00	0.10	0.000	0.004	
A2	1.05	1.15	0.041	0.045	
b	0.30	0.50	0.012	0.20	
С	0.10	0.20	0.004	0.008	
D	2.82	3.02	0.111	0.119	
E	1.50	1.70	0.059	0.067	
E1	2.65	2.95	0.104	0.116	
е	0.950	) BSC	0.037	7 BSC	
e1	1.900 BSC		0.075	5 BSC	
L	0.30	0.60	0.012	0.024	
θ	0°	8°	0°	8°	



# **TAPE AND REEL INFORMATION**




NOTE: The picture is only for reference. Please make the object as the standard.

# **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT-23-6	7″	9.5	3.17	3.23	1.37	4.0	4.0	2.0	0.8	Q3

# **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

# **KEY PARAMETER LIST OF CARTON BOX**

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18

## ORDERING INFORMATION

Part Number	Buy Now
ATDC2934	<b>* * *</b>

\*: both and are our online store icons. Our products can be ordered from either one of them with the same pricing and delivery time.

#### **NOTICE**

- 1. ATI warrants performance of its products for one year to the specifications applicable at the time of sale, except for those being damaged by excessive abuse. Products found not meeting the specifications within one year from the date of sale can be exchanged free of charge.
- 2. ATI reserves the right to make changes to its products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.
- 3. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. Testing and other quality control techniques are utilized to the extent ATI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.
- 4. Customers are responsible for their applications using ATI products. In order to minimize risks associated with the customers' applications, adequate design and operating safeguards must be provided by the customers to minimize inherent or procedural hazards. ATI assumes no liability for applications assistance or customer product design.
- 5. ATI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of ATI covering or relating to any combination, machine, or process in which such products or services might be or are used. ATI's publication of information regarding any third party's products or services does not constitute ATI's approval, warranty or endorsement thereof.
- 6. IP (Intellectual Property) Ownership: ATI retains the ownership of full rights for special technologies and/or techniques embedded in its products, the designs for mechanics, optics, plus all modifications, improvements, and inventions made by ATI for its products and/or projects.